Event Beta

System Level Design from HW/SW to Memory for Embedded Systems - 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3-6, 2015

Name: System Level Design from HW/SW to Memory for Embedded Systems - 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3-6, 2015
Start: 2015-11-03
End: 2015-11-06
Location: Foz do Iguaçu

IESS 2015

Date: 2015-11-03/06
Place: Foz do Iguaçu, Brazil on the map
Series: International Econometric Conference of Vietnam (ECONVN)
Academic field: Natural sciences: Computer and information sciences
Disciplines: embedded system
Identifier: https://id.confref.org/event/e10h8xr

Sources

The records of the sources that this identifier brings together (cr:sameAs).

Wikidata	`http://www.wikidata.org/entity/Q106337832`

Cite

System Level Design from HW/SW to Memory for Embedded Systems - 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3-6, 2015. confref identifier e10h8xr. https://id.confref.org/event/e10h8xr

Data: Turtle · JSON-LD · N-Triples · RDF/XML

APIs · SPARQL · About the identifiers

Beta confref labs is under development. Identifiers are stable; pages, data and services can change.