Event Beta

VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms - 26th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2018, Verona, Italy, October 8-10, 2018, Revised and Extended Selected Papers

Name: VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms - 26th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2018, Verona, Italy, October 8-10, 2018, Revised and Extended Selected Papers
Location: Verona

Date: 2018
Place: Verona, Italy on the map
Series: IEEE/IFIP International Conference on Very Large Scale Integration of System-on-Chip (VLSI-SOC)
Edition: 26
Academic field: Natural sciences: Computer and information sciences
Identifier: https://id.confref.org/event/e11ybyr

Proceedings

Title	DOI	Year	Record
VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms - 26th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2018, Verona, Italy, October 8-10, 2018, Revised and Extended Selected Papers IFIP Advances in Information and Communication Technology 561	10.1007/978-3-030-23425-6	2019	dblp

Sources

The records of the sources that this identifier brings together (cr:sameAs).

dblp	`https://dblp.org/db/conf/vlsi/vlsisoc2018s`

Cite

VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms - 26th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2018, Verona, Italy, October 8-10, 2018, Revised and Extended Selected Papers. confref identifier e11ybyr. https://id.confref.org/event/e11ybyr

Data: Turtle · JSON-LD · N-Triples · RDF/XML

APIs · SPARQL · About the identifiers

Beta confref labs is under development. Identifiers are stable; pages, data and services can change.